## **Dual General Purpose Transistor** NPN/PNP Dual (Complementary)

This transistor is designed for general purpose amplifier applications. It is housed in the SOT–563 which is designed for low power surface mount applications.

• Lead–Free Solder Plating

#### **MAXIMUM RATINGS – NPN**

Rating	Symbol	Value	Unit
Collector-Emitter Voltage	V <sub>CEO</sub>	45	V
Collector-Base Voltage	V <sub>CBO</sub>	50	V
Emitter-Base Voltage	V <sub>EBO</sub>	6.0	V
Collector Current – Continuous	Ι <sub>C</sub>	100	mAdc

#### **MAXIMUM RATINGS – PNP**

Rating	Symbol	Value	Unit
Collector-Emitter Voltage	V <sub>CEO</sub>	-45	V
Collector-Base Voltage	V <sub>CBO</sub>	-50	V
Emitter-Base Voltage	V <sub>EBO</sub>	-5.0	V
Collector Current – Continuous	Ι <sub>C</sub>	-100	mAdc

Maximum ratings are those values beyond which device damage can occur. Maximum ratings applied to the device are individual stress limit values (not normal operating conditions) and are not valid simultaneously. If these limits are exceeded, device functional operation is not implied, damage may occur and reliability may be affected.

#### THERMAL CHARACTERISTICS


Characteristic (One Junction Heated)	Symbol	Мах	Unit
Total Device Dissipation $T_A = 25^{\circ}C$ Derate above $25^{\circ}C$	PD	357 (Note 1) 2.9 (Note 1)	mW mW/°C
Thermal Resistance – Junction-to-Ambient	$R_{\theta JA}$	350 (Note 1)	°C/W
Characteristic (Both Junctions Heated)	Symbol	Мах	Unit
Total Device Dissipation $T_A = 25^{\circ}C$ Derate above $25^{\circ}C$	PD	500 (Note 1) 4.0 (Note 1)	mW mW/°C
Thermal Resistance – Junction-to-Ambient	$R_{\thetaJA}$	250 (Note 1)	°C/W
Junction and Storage Temperature Range	T <sub>J</sub> , T <sub>stg</sub>	-55 to +150	°C

1. FR-4 @ Minimum Pad



## **ON Semiconductor®**

#### http://onsemi.com



BC847BPDX6T1



SOT-563 CASE 463A PLASTIC

#### MARKING DIAGRAM



4F = Specific Device Code

M = Month Code

= Pb–Free Package

(Note: Microdot may be in either location)

#### **ORDERING INFORMATION**

Device	Package	Shipping <sup>†</sup>
BC847BPDXV6T1	SOT-563	4 mm pitch 4000/Tape & Reel
BC847BPDXV6T1G	SOT-563 (Pb-Free)	2 mm pitch 4000/Tape & Reel
BC847BPDXV6T5	SOT-563	4 mm pitch 8000/Tape & Reel
BC847BPDXV6T5G	SOT-563 (Pb-Free)	2 mm pitch 8000/Tape & Reel

+For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specification Brochure, BRD8011/D.

© Semiconductor Components Industries, LLC, 2005 September, 2005 – Rev. 1


### ELECTRICAL CHARACTERISTICS (NPN) (T<sub>A</sub> = 25°C unless otherwise noted)


Characteristic	Symbol	Min	Тур	Max	Unit
OFF CHARACTERISTICS					•
Collector-Emitter Breakdown Voltage $(I_C = 10 \text{ mA})$	V <sub>(BR)CEO</sub>	45	_	_	V
Collector – Emitter Breakdown Voltage $(I_C = 10 \ \mu A, V_{EB} = 0)$	V <sub>(BR)CES</sub>	50	_	_	V
Collector – Base Breakdown Voltage $(I_C = 10 \ \mu A)$	V <sub>(BR)CBO</sub>	50	_	_	V
Emitter – Base Breakdown Voltage ( $I_E = 1.0 \ \mu A$ )	V <sub>(BR)EBO</sub>	6.0	_	_	V
Collector Cutoff Current (V <sub>CB</sub> = 30 V) (V <sub>CB</sub> = 30 V, T <sub>A</sub> = 150°C)	I <sub>CBO</sub>			15 5.0	nA μA
ON CHARACTERISTICS			!	4	ļ
DC Current Gain ( $I_C = 10 \ \mu A, \ V_{CE} = 5.0 \ V$ ) ( $I_C = 2.0 \ mA, \ V_{CE} = 5.0 \ V$ )	h <sub>FE</sub>	_ 200	150 290	_ 475	-
Collector – Emitter Saturation Voltage (I <sub>C</sub> = 10 mA, I <sub>B</sub> = 0.5 mA) (I <sub>C</sub> = 100 mA, I <sub>B</sub> = 5.0 mA)	V <sub>CE(sat)</sub>	-	_ _	0.25 0.6	V
Base – Emitter Saturation Voltage (I <sub>C</sub> = 10 mA, I <sub>B</sub> = 0.5 mA) (I <sub>C</sub> = 100 mA, I <sub>B</sub> = 5.0 mA)	V <sub>BE(sat)</sub>	-	0.7 0.9		V
Base – Emitter Voltage (I <sub>C</sub> = 2.0 mA, V <sub>CE</sub> = 5.0 V) (I <sub>C</sub> = 10 mA, V <sub>CE</sub> = 5.0 V)	V <sub>BE(on)</sub>	580 -	660 -	700 770	mV
SMALL-SIGNAL CHARACTERISTICS					•
Current-Gain – Bandwidth Product ( $I_C = 10 \text{ mA}, V_{CE} = 5.0 \text{ Vdc}, f = 100 \text{ MHz}$ )	f <sub>T</sub>	100	_	_	MHz
Output Capacitance (V <sub>CB</sub> = 10 V, f = 1.0 MHz)	C <sub>obo</sub>	Ι	-	4.5	pF
Noise Figure (I <sub>C</sub> = 0.2 mA, V <sub>CE</sub> = 5.0 Vdc, R <sub>S</sub> = 2.0 kΩ, f = 1.0 kHz, BW = 200 Hz)	NF	_	_	10	dB

ELECTRICAL CHARACTERISTICS (PNP) (T<sub>A</sub> = 25°C unless otherwise noted)

Symbol	Min	Тур	Max	Unit
V <sub>(BR)CEO</sub>	-45	_	-	V
V <sub>(BR)CES</sub>	-50	-	-	V
V <sub>(BR)CBO</sub>	-50	-	-	V
V <sub>(BR)EBO</sub>	-5.0	_	-	V
I <sub>СВО</sub>	-	_ _	-15 -4.0	nA μA
h <sub>FE</sub>	_ 200	150 290	_ 475	-
V <sub>CE(sat)</sub>	-		-0.3 -0.65	V
V <sub>BE(sat)</sub>	-	-0.7 -0.9		V
V <sub>BE(on)</sub>	-0.6 -		-0.75 -0.82	V
f <sub>T</sub>	100	-	-	MHz
C <sub>ob</sub>	-	_	4.5	pF
NF	_	_	10	dB
	V(BR)CES V(BR)CBO V(BR)CBO V(BR)EBO ICBO VCE(sat) VBE(sat) VBE(on)	$\begin{array}{c c c c c c } & -45 \\ \hline & V_{(BR)CES} & -50 \\ \hline & V_{(BR)CBO} & -50 \\ \hline & V_{(BR)EBO} & -5.0 \\ \hline & V_{(BR)EBO} & -5.0 \\ \hline & I_{CBO} & - \\ \hline & - \\ \hline & & I_{CBO} & - \\ \hline & & - \\ \hline & & & - \\ \hline & & & - \\ \hline & & & & & & - \\ \hline & & & & & & - \\ \hline & & & & & & - \\ \hline & & & & & & - \\ \hline & & & & & & - \\ \hline & & & & & & - \\ \hline & & & & & & - \\ \hline & & & & & & - \\ \hline & & & & & & - \\ \hline & & & & & & - \\ \hline & & & & & & - \\ \hline & & & & & & - \\ \hline & & & & & & & & - \\ \hline & & & & & & & & - \\ \hline & & & & & & & & - \\ \hline & & & & & & & & - \\ \hline & & & & & & & & - \\ \hline & & & & & & & & - \\ \hline & & & & & & & & - \\ \hline & & & & & & & & - \\ \hline & & & & & & & & & - \\ \hline & & & & & & & & & - \\ \hline & & & & & & & & & - \\ \hline & & & & & & & & & - \\ \hline & & & & & & & & & - \\ \hline & & & & & & & & & - \\ \hline & & & & & & & & & & - \\ \hline & & & & & & & & & - \\ \hline & & & & & & & & & & - \\ \hline & & & & & & & & & & - \\ \hline & & & & & & & & & & - \\ \hline & & & & & & & & & & - \\ \hline & & & & & & & & & & & & - \\ \hline & & & & & & & & & & & & & & - \\ \hline & & & & & & & & & & & & & & & & & \\ \hline & & & &$	$\begin{array}{c c c c c c c } & -45 & -\\ \hline V_{(BR)CES} & -50 & -\\ \hline V_{(BR)CBO} & -50 & -\\ \hline V_{(BR)EBO} & -5.0 & -\\ \hline V_{(BR)EBO} & -& -\\ \hline & & -\\ \hline & &$	$\begin{array}{c c c c c c c c } & -45 & - & - \\ \hline & V_{(BR)CES} & -50 & - & - \\ \hline & V_{(BR)CBO} & -50 & - & - \\ \hline & V_{(BR)EBO} & -5.0 & - & - \\ \hline & V_{(BR)EBO} & - & - & -15 \\ - & - & - & -15 \\ \hline & I_{CBO} & - & - & -15 \\ - & - & - & -4.0 \\ \hline \\ & & & & & & & \\ \hline & & & & & & \\ \hline & & & &$

## **TYPICAL NPN CHARACTERISTICS**






## INFORMATION FOR USING THE SOT-563 SURFACE MOUNT PACKAGE MINIMUM RECOMMENDED FOOTPRINT FOR SURFACE MOUNTED APPLICATIONS

Surface mount board layout is a critical portion of the total design. The footprint for the semiconductor packages must be the correct size to insure proper solder connection

interface between the board and the package. With the correct pad geometry, the packages will self align when subjected to a solder reflow process.





### SOT-563 POWER DISSIPATION

The power dissipation of the SOT–563 is a function of the pad size. This can vary from the minimum pad size for soldering to a pad size given for maximum power dissipation. Power dissipation for a surface mount device is determined by  $T_{J(max)}$ , the maximum rated junction temperature of the die,  $R_{\theta JA}$ , the thermal resistance from the device junction to ambient, and the operating temperature,  $T_A$ . Using the values provided on the data sheet for the SOT–563 package,  $P_D$  can be calculated as follows:

$$P_{D} = \frac{T_{J(max)} - T_{A}}{R_{\theta JA}}$$

The values for the equation are found in the maximum ratings table on the data sheet. Substituting these values into the equation for an ambient temperature  $T_A$  of 25°C, one can calculate the power dissipation of the device which in this case is 150 milliwatts.

$$P_{D} = \frac{150^{\circ}C - 25^{\circ}C}{833^{\circ}C/W} = 150 \text{ milliwatts}$$

The 833°C/W for the SOT–563 package assumes the use of the recommended footprint on a glass epoxy printed circuit board to achieve a power dissipation of 150 milliwatts. There are other alternatives to achieving higher power dissipation from the SOT–563 package. Another alternative would be to use a ceramic substrate or an aluminum core board such as Thermal Clad<sup>®</sup>. Using a board material such as Thermal Clad, an aluminum core board, the power dissipation can be doubled using the same footprint.

#### SOLDERING PRECAUTIONS


The melting temperature of solder is higher than the rated temperature of the device. When the entire device is heated to a high temperature, failure to complete soldering within a short time could result in device failure. Therefore, the following items should always be observed in order to minimize the thermal stress to which the devices are subjected.

- Always preheat the device.
- The delta temperature between the preheat and soldering should be 100°C or less.\*
- When preheating and soldering, the temperature of the leads and the case must not exceed the maximum temperature ratings as shown on the data sheet. When using infrared heating with the reflow soldering method, the difference shall be a maximum of 10°C.
- The soldering temperature and time shall not exceed 260°C for more than 10 seconds.
- When shifting from preheating to soldering, the maximum temperature gradient shall be 5°C or less.
- After soldering has been completed, the device should be allowed to cool naturally for at least three minutes. Gradual cooling should be used as the use of forced cooling will increase the temperature gradient and result in latent failure due to mechanical stress.
- Mechanical stress or shock should not be applied during cooling.

\* Soldering a device without preheating can cause excessive thermal shock and stress which can result in damage to the device

### PACKAGE DIMENSIONS

SOT-563, 6 LEAD CASE 463A-01 **ISSUE F** 




NOTES:

- 1. DIMENSIONING AND TOLERANCING PER ANSI
- DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.
  CONTROLLING DIMENSION: MILLIMETERS
  MAXIMUM LEAD THICKNESS INCLUDES LEAD FINISH THICKNESS. MINIMUM LEAD THICKNESS IS THE MINIMUM THICKNESS OF BASE MATERIAL.

	MILLIMETERS			INCHES		
DIM	MIN	NOM	MAX	MIN	NOM	MAX
Α	0.50	0.55	0.60	0.020	0.021	0.023
b	0.17	0.22	0.27	0.007	0.009	0.011
С	0.08	0.12	0.18	0.003	0.005	0.007
D	1.50	1.60	1.70	0.059	0.062	0.066
E	1.10	1.20	1.30	0.043	0.047	0.051
е	0.5 BSC			(	0.02 BS0	)
L	0.10	0.20	0.30	0.004	0.008	0.012
HE	1.50	1.60	1.70	0.059	0.062	0.066

### **SOLDERING FOOTPRINT\***



\*For additional information on our Pb–Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

ON Semiconductor and a registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other application in which the BSCILLC product call create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunit/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

#### PUBLICATION ORDERING INFORMATION

#### LITERATURE FULFILLMENT:

Literature Distribution Center for ON Semiconductor P.O. Box 61312, Phoenix, Arizona 85082–1312 USA Phone: 480–829–7710 or 800–344–3860 Toll Free USA/Canada Fax: 480–829–7709 or 800–344–3867 Toll Free USA/Canada Email: orderlit@onsemi.com N. American Technical Support: 800–282–9855 Toll Free USA/Canada

Japan: ON Semiconductor, Japan Customer Focus Center 2–9–1 Kamimeguro, Meguro–ku, Tokyo, Japan 153–0051 Phone: 81–3–5773–3850 ON Semiconductor Website: http://onsemi.com

Order Literature: http://www.onsemi.com/litorder

For additional information, please contact your local Sales Representative.